Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)
Preise von
12,88
Hervorgehoben
|
12,88 € |
Zum Shop
|
|
12,88 € |
Zum Shop
|
| ALLE WEBSHOPS VERGLEICHEN (2) | ||
Beschreibung
Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)
Beschreibung
(0)
Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling, Test Compression, and Optimization (VLSI & Semiconductor Engineering)
Produktspezifikationen
Verwandte Ergebnisse
Hervorgehobene Wahl
12,88 €
