Next Level Testbenches: Design Patterns in SystemVerilog and UVM

Writing Testbenches using SystemVerilog

The VLSI Verification Interview Handbook: SystemVerilog, UVM, AMBA and Modern SoC Design

Finite State Machines in Hardware: Theory and Design (with VHDL SystemVerilog)

API Design: A Pro Level Guide to Architectural Patterns and System Design