Writing Testbenches using SystemVerilog

Next Level Testbenches: Design Patterns in SystemVerilog and UVM

Writing Testbenches: Functional Verification of HDL Models

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using ASIC FPGA Design

SystemVerilog for Design Second Edition: A Guide to Using Hardware and Modeling