STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Preise von
14,76

Gesponserte Links

ALLE WEBSHOPS VERGLEICHEN (2)

Beschreibung

STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Description Beschreibung
Product Specifications Produktspezifikationen
Verwandte Ergebnisse Verwandte Ergebnisse
Next
Previous

Webshops vergleichen (2)

Gesponserte Links · Einige Shops zahlen uns eine Vergütung

Sortieren nach:

14,76 €

14,76 €

Beschreibung (0)

STATIC Timing ANALYSIS FOR VLSI DESIGN: Constraints, Path Analysis, Clock Domains, Closure, and Sign-Off (VLSI Design & Semiconductor Engineering)

Produktspezifikationen

Marken Independently Published
EAN
  • 9798194562077

Independently Published

VLSI Logic SYNTHESIS: RTL-to-Gate-Level Design, Optimization, Technology Mapping, Timing Constraints, and Power-Aware...

14,92 €
2 Shops vergleichen 2 Shops

Independently Published

VLSI PHYSICAL DESIGN: Floorplanning Placement Routing Clock Tree Synthesis Power Planning and...

19,58 €
2 Shops vergleichen 2 Shops

Independently Published

VLSI Design VERIFICATION: Functional Verification, Simulation, Assertions, Coverage, Debugging, and Verification Methodologies...

14,92 €
2 Shops vergleichen 2 Shops

Independently Published

Design for Testability in VLSI: Scan Design, ATPG, Built-In Self-Test, Fault Modeling,...

14,92 €
2 Shops vergleichen 2 Shops
Hervorgehobene Wahl
14,76 €
Zum Shop